INTRODUCTION
By a circuit, we mean a connected 2-regular graph, while a cycle is the union of edge-disjoint circuits. An eulerian graph is a connected cycle. Loops and multiple edges are allowed in graphs. Sometimes, we identify a graph with its edge-set. The symmetric difference of two cycles A and B, denoted by A q B, is the cycle induced by (E(A) _ E(B))"(E(A) & E(B)). Let G be a graph. A minor of G is a graph obtained from G by contractions of edges and deletions of vertices and edges. For a vertex v # V(G), the set of edges of G incident with v is denoted by E G (v) (if no confusion occurs, we simply write E(v)). The degree of a vertex v in G, denoted by d G (v), is the number of edges incident with v in G (if no confusion occurs, we simply write d (v) ). An edge (vertex) cut of G is a minimal set of edges (vertices) whose removal increases the number of components.
Let G be an eulerian graph. For a vertex v in G, a forbidden set incident with v, denoted by P(v), is a partition of E(v) (the set of edges incident with v). A member of P(v) is called a forbidden part (incident with v). The set P= v # V(G) P(v) is called a forbidden system of G. P is said to be admissible if |P & T | 1 2 |T | for every forbidden part P # P and every edge cut T of G. If P is an admissible forbidden system of G, we simply say that (G, P) is admissible. A circuit decomposition of G is a set of edge-disjoint circuits (of G) whose union is G. We say that (G, P) has a compatible circuit decomposition (CCD) if G has a circuit decomposition F such that |E(C) & P| 1 for every C # F and every P # P. A forbidden part is trivial if it consists of a single edge, and non-trivial otherwise. A vertex v in (G, P) is trivial (with respect to P) if every forbidden part incident with v is trivial, and non-trivial otherwise. Clearly, if every vertex of (G, P) is trivial, then any circuit decomposition of G is a CCD of (G, P). Let F= [C 1 , C 2 , ..., C m ] be a set of cycles of G. F is called a compatible cycle decomposition of (G, P) if |C i & P| 1 for every C i , 1 i m, and every P # P. By this definition, if F is a compatible cycle decomposition of (G, P), then arbitrary circuit decompositions of C i into circuits, 1 i m, result in a CCD of (G, P). Therefore, (G, P) has a CCD if and only if it has a compatible cycle decomposition.
There are close connections between compatible circuit decompositions of eulerian graphs and faithful circuit covers of weighted graphs. Let w be a weight function from the edge-set of a graph G to the set of non-negative integers. For T E(G), define w(T )= e # T w(e). (G, w) is said to be eulerian if w(T ) is even for every edge cut T of G and is said to be admissible if w(e) 1 2 w(T ) for every edge cut T and any edge e # T. A family F of circuits of G is called a faithful circuit cover of (G, w) if each edge e of G is contained in exactly w(e) circuits of F.
Let G be an eulerian graph with an admissible forbidden system P. For each vertex v, let P(v)=[P 1 , P 2 , ..., P k ]. We split v into k vertices v 1 , v 2 , ..., v k such that v i is incident with the edges in P i and then add a new vertex v$ joined to each v i by a new edge of weight |P i |, 1 i k. Let H be the new graph obtained by applying this operation to every vertex v of G, and complete the weight function by assigning to every old edge (edge of G) weight 1. If we denote this weight function by w, then (G, P) has a compatible circuit decomposition if and only if (H, w) has a faithful circuit cover.
Conversely, if H is a graph with an admissible, eulerian weight w, let G be the eulerian graph obtained from H by replacing each edge e by a set P e of w(e) parallel edges (thus deleting e if w(e)=0 and leaving e unaltered if w(e)=1). Consider each P e as a forbidden part (of G) incident with either end of e (in H). Then, the set P of all these forbidden parts is an admissible forbidden system of G. Evidently, (H, w) has a faithful circuit cover if and only if (G, P) has a CCD.
It is clear that admissibility is necessary for (G, P) to have a CCD. But, it is not sufficient. This can be seen from the following example. Let K 5 be the complete graph on five vertices [v i : 0 i 4]. The forbidden set incident with v i is defined by P(
where 0 i 4 and the subscripts are read modulo 5. Set P= i=4 i=0 P(v i ). Then (K 5 , P) is admissible, but has no CCD. Fleischner and Frank [6] proved that if G is a planar graph with an admissible forbidden system P, then (G, P) has a CCD. This result together with the prior one in [4] simplifies the proofs of Seymour's circuit cover theorem [8] and even circuit decomposition theorem [9] (see [5, 6] ). Applications of the compatible circuit decompositions of planar graphs to the Chinese Postman Problem and Shortest Circuit Cover Problem can be found in Fleischner and Guan [7] . It is known that planar graphs do not contain K 5 or K 3, 3 as a minor. The following theorem generalizes Fleischner and Frank's result [6] . Theorem 1.1. Let G be an eulerian graph with an admissible forbidden system P. If G does not contain K 5 as a minor, then (G, P) has a compatible circuit decomposition.
The proof of Theorem 1.1 is divided into two parts (part one, Sections 2, 3, and 4; and part two, Sections 5 and 6). In the first part, we prove that Theorem 1.1 is true for all (G, P) in which each forbidden part has cardinality at most two (Theorem 4.2) (which generalizes an early result (Theorem 3.1) by Fleischner for planar graphs [4] ). In the second part, we prove that if Theorem 1.1 is not true, then there would be counterexamples (G, P) in which each forbidden part has cardinality at most 2 (Theorem 6.5). The combination of these two results gives Theorem 1.1.
Let e 1 e 2 } } } e m be an Euler tour of an eulerian graph G. The forbidden system induced by the tour is defined by P=[[e i , e i+1 ] : 1 i m and e m+1 =e 1 ]. Sabidussi conjectured (see [5] ) that if G contains no vertex of degree 2, then (G, P) has a CCD. By Theorem 1.1, Sabidussi's Conjecture is true if G does not contain K 5 as a minor. As another application of Theorem 1.1, Zhang [10] generalizes a result of Seymour [9] by proving that if G is an eulerian graph containing no K 5 -minor, and in addition, if each block of G has an even number of edges, then G can be decomposed into circuits of even length. Theorem 1.1 is also applied to prove that every 2-connected graphs containing no K 5 -minor has a circular 2-cell embedding in some 2-manifold [11] . Also, as a byproduct (Section 7), our proof provides a different approach to the circuit cover theorem of Alspach, Goddyn, and Zhang [2] .
MINIMAL CONTRA-PAIRS
Definition 2.1. Let B denote the set of all admissible pairs (G, P). Define a partial order P on B as follows. (G 1 , P 1 ) P (G 2 , P 2 ) if G 1 is a subgraph of G 2 and each member of P 1 is a subset of some member of P 2 . If
A pair (G, P) # B is called a contra-pair if it has no compatible circuit decompositions. A minimal contra-pair is a contra-pair that is minimal with respect to the partial order P defined above.
Before the proofs of the main results, we present a few lemmas which will provide some general structures about a minimal contra-pair. Note that the main theorems in this paper are minor-closed results. Thus, we could not apply the vertex splitting method since vertex splitting operations might create some un-expected minors.
Definition 2.2. Let G be an eulerian graph with the maximum degree at most four and T be a vertex cut of G separating G into two parts G 1 and
, and odd separator otherwise. An even separator x is balanced if P(x) has a forbidden part [e, f ] such that e # E(G 1 ) and f # E(G 2 ), and unbalanced otherwise. Lemma 2.3. Let G be a 4-regular graph and P be a forbidden system of G with |P| 2 for each P # P. Then P is admissible in G if and only if no cut-vertex of G is an unbalanced, even separator in (G, P). Definition 2.4. Let G be an eulerian graph with the maximum degree at most four and P be a forbidden system of G with |P| 2 for each P # P. Let v be a non-trivial vertex of degree 4 in (G, P) and let [e, f ] be a forbidden part incident with v. By splitting v (with respect to P) we mean that v is split into two vertices, each of degree 2, such that e, f are incident with the same vertex. The split of (G, P), denoted by SP(G, P), is the graph obtained from (G, P) by splitting every non-trivial vertex of degree 4.
Lemma 2.5. Let H be an eulerian graph with the maximum degree at most four and Q be a forbidden system of H. Suppose that [C$, C"] is a compatible cycle decomposition of (H, Q). If C is a cycle of SP(H, Q), then [C$ q C, C" q C] is also a compatible cycle decomposition of (H, Q). Furthermore, if (H, Q) has some non-trivial vertex, then neither C$ q C nor C" q C is empty. Lemma 2.6. Let H be an eulerian graph with the maximum degree at most four and Q be a forbidden system of H. Assume that SP(H, Q) has precisely two components R 1 , R 2 . Let R H i be the subgraph of H induced by edges of R i (i=1, 2). Then (H, Q) is admissible if and only if
Lemmas 2.3, 2.5, and 2.6 follow directly from the definitions.
Lemma 2.7. Let G be a 4-regular graph and P be an admissible forbidden system of G. If each component of SP(G, P) contains an even number of edges, then (G, P) has a compatible circuit decomposition.
Proof. Color an Euler tour of each component of SP(G, P) red and blue alternatively. Then the set of all mono-colored circuits in G is a CCD of (G, P). K Definition 2.8. Let P be a forbidden part of (G, P) with P=[e, e$]. Discharging P is the operation on P of replacing P with [e], [e$] in P, and the new system is said to be obtained from P by discharging P. For a non-trivial vertex v # V(G), discharging at v is the operation on P of discharging every forbidden part incident with v.
The length of the circuit chain [C 1 , ..., C k ] is k. Lemma 2.10. Let (G, P) be a minimal contra-pair. Assume that (G, P) has a forbidden part P 0 with |P 0 | =2. Then (1) the maximum degree of G is four and |P| 2 for each P # P;
(2) for each forbidden part P with |P| =2, and forbidden system P P obtained from P by discharging P, every compatible circuit decomposition of (G, P P ) is a circuit chain closed at v where P # P(v).
Proof. By the minimality of (G, P), G is 2-connected. Let P be a forbidden part incident with v and |P| =2. Let P P be the forbidden system obtained from P by discharging P. Clearly, (G, P P ) is admissible and (G, P P ) O (G, P). Since (G, P) is a minimal contra-pair, it follows that (G, P P ) has a CCD, say F P . Since (G, P) is a contra-pair, we have |E(C) & P| 1 for every C # F P and every P # P, except for one C* # F P in which |E(C*) & P| =2.
Construct an auxiliary graph A with the vertex set V(A)=F P and two vertices of A are adjacent to each other if and only if their corresponding circuits of F P have a non-empty intersection in G" [v] . Since G is 2-connected, A is connected. Let S=C 1 } } } C k be a shortest path in A joining C*=C 1 and C k where
Since the maximum degree of H is four and H is 2-connected, we see that (H, P | H) is admissible (by Lemma 2.3). If H{G, then by the minimality of (G, P), (H, P | H) has a CCD, which together with the circuits of F"[C 1 , ..., C k ] forms a CCD of (G, P). This is impossible. Therefore, H=G and we have proved (1) and (2) . K Let (G, P) be a minimal contra-pair containing a forbidden part P with |P| =2. For each non-trivial vertex v # V(G), by Lemma 2.10, we can see that P(v) consists of three forbidden parts, two of them are trivial. Thus, discharging a non-trivial forbidden part P # P(v) is equivalent to discharging the non-trivial vertex v.
Lemma 2.11. Let (G, P) be a minimal contra-pair and suppose that G is 4-regular. Then Proof. Let F v be a CCD of (G, P v ) where P v is obtained from P by discharging at a non-trivial vertex v. By Lemma 2.10, F v is a circuit chain,
It is easy to see that each component of SP(G, P) containing neither x nor y has a red-blue alternatively colored Euler tour, therefore, has an even number of edges. If x and y are contained in the same component R of SP(G, P), then R has also an even number of edges. By Lemma 2.7, (G, P) has a CCD. This contradicts that (G, P) is a contrapair. Thus, x and y are contained in different components of SP(G, P).
Let R 1 , ..., R h be the components of SP(G, P) where |E(R 1 )| # |E(R 2 )| # 1 mod 2 and |E(R i )| #0 mod 2 for i>2. Since the non-trivial vertex v is arbitrary chosen, with the above argument, we have already proved that for each non-trivial vertex v of (G, P), let x and y be the two vertices in SP(G, P) which are split from v, each of [R 1 , R 2 ] must contain one of [x, y] . So, each edge e incident with a non-trivial vertex must be contained in either R 1 or R 2 . Furthermore, no edge of R i with i>2 is incident with a non-trivial vertex. By the definition of SP(G, P), each of R i with i>2 is also a component of G whose vertices are all trivial. This contradicts that G is a 2-connected (also contradicts that (G, P) is a minimal contra-pair). Therefore, there exists no such component of even size in SP(G, P) and this proves the lemma. K Lemma 2.12. Let (G, P) be a minimal contra-pair and G be 4-regular. Let P v be the forbidden system obtained from P by discharging at some nontrivial vertex v. If F v is a compatible circuit decomposition of (G, P v ) with |F v | maximum, then F v is a circuit chain of length at least three.
Proof. The length k of F v =[C 1 , ..., C k ] is greater than one since v is of degree four and F v is closed at v. Assume that k=2. Let R 1 and R 2 be the components of SP(G, P). By Lemma 2.11 and Definition 2.4, without loss of generality, let
. By Lemma 2.5, it is also a compatible cycle decomposition of (G, P v ). Note that E(v) E(C 2 q R 1 ). The maximum degree of the cycle C 2 q R 1 is four and hence any of its circuit decomposition consists of at least two circuits. Since SP(G, P) has two components and P is admissible, by Lemma 2.6, there are at least two non-trivial vertices in (G, P). so, by Lemma 2.5 again, C 1 q R 1 {<. Thus, the union of circuit decompositions of C 1 q R 1 and C 2 q R 1 has at least three elements. This contradicts the maximality of |F v | among all CCD's of (G, P v ). K Lemma 2.13. Let (G, P) be a minimal contra-pair and G be 4-regular. Let P v be the forbidden system obtained from P by discharging at some nontrivial vertex v, and
Assume that a component Q of SP(H, P | H) contains exactly one of them, say v 1 # V(Q) and v 2 Â V(Q), let C be a circuit containing v 1 in Q. By Lemma 2.5, [C i q C, C i+1 q C] is a compatible cycle decomposition of (H, P | H). Let F* be the union of circuit decompositions of C i q C and
, by the maximality of |F v |, we must have that |F*| =2. By Lemma 2.5 again, both C i q C and C i+1 q C are non-empty since (H, P | H) contains some non-trivial vertex. Thus, both C i q C and C i+1 q C are circuits. Note that the circuit
_ F* is not a circuit chain. This contradicts Lemma 2.10 (2).
If SP(H, P | H) has more than one component, then there must be a component Q$ such that (
By the definition of V 1 and V 2 , Q$ is also a component of SP(G, P) and contains neither x nor y where x and y are two vertices in SP(G, P) split from v. This contradicts Lemma 2.11. Therefore, SP(H, P | H) is connected, as required. K
PLANAR GRAPHS
In this section, we present a pioneer result (Theorem 3.1) by Fleischner. Since this result will be used in the proof of Theorem 4.2, for completeness, we present it with an alternative proof.
Theorem 3.1 (Fleischner [4] ). Let G be an eulerian graph and P be an admissible forbidden system on G. If |P| 2 for each P # P and G is planar, then (G, P) has a compatible circuit decomposition.
Proof. Suppose, to the contrary, that the theorem is false. Let (G, P) be a counterexample with |E(G)| as small as possible among all the minimal contra-pairs. By Lemma 2.10, d(v) 4 for all v # V(G). It follows from the minimality of |E(G)| that G is 4-regular. By Lemma 2.11, let R 1 , R 2 be the two components of SP(G, P) and let R G i be the subgraph of G induced by the edges of R i (i=1, 2).
(I) The theorem needs no proof if a graph has no non-trivial vertex since any circuit decomposition of G is a CCD of (G, P), and by Lemma 2.6, (G, P) has at least two non-trivial vertices.
(II) Let G be embedded in a plane. A non-trivial vertex v of (G, P) is called a P-crossing vertex if there is a P 1 =[e$, e"] # P(v) such that e$ and e" are not consecutive on the boundary of any face.
We claim that (G, P) has no P-crossing vertex. Assume that v is a P-crossing vertex of (G, P). Let E(v)=[e 1 , e 2 , e 3 , e 4 ] be arranged on the plane in the cyclic order as e 1 , e 2 , e 3 , e 4 , e 1 . Without loss of generality, let
. Let F v be a CCD-of (G, P v ) where P v is obtained from P by discharging at v and F v is chosen so that |F v | is as larger as possible. By Lemma 2.10,
closed at v. Without loss of generality, let e 1 , e 3 # E(C 1 ) and e 2 , e 4 # E(C k ). Thus, C 1 and C k``c ross'' each other on the plane at the vertex v. Since both C 1 and C k are circuits, they must``cross'' each other again on the plane at another vertex. Thus, by the definition of circuit chain, k=2 since |V(C 1 ) & V(C k )| 2. This contradicts Lemma 2.12 and proves our claim.
(III) We claim that (G, P) has no trivial vertex. Assume that v is a trivial vertex of (G,
, (G$, P) is admissible. Let F be CCD of (G$, P) since |E(G$)|< |E(G)|. It is obvious that F is also at compatible cycle decomposition of (G, P) (by replacing e$ with the original edges e i , e i+1 and identify the split vertices to the single vertex v). This is a contradiction.
(IV) Since (G, P) has neither trivial vertex and nor P-crossing vertex, the components R 1 , R 2 of the split SP(G, P) are two disjoint circuits on the plane. We let R 1 =x 1 } } } x n x 1 and R 2 = y 1 } } } y n y 1 where x i and y i are split from
. By (I), n 2. Thus, the collection of 2-circuits v i v i+1 v i , for all i=1, ..., n, mod n, is a CCD of (G, P). This contradicts the assumption that (G, P) is a counterexample and completes the proof of the theorem. K
K 5 -FREE GRAPHS
Definition 4.1. Let T be a vertex-cut of a graph G separating G into two parts G 1 and
Let T be a vertex cut of an eulerian graph G. If a cycle C crosses a nontrivial vertex x # T with d(x)=4, then it is obvious that |T & V(C)| 2.
Theorem 4.2. Suppose that G is an eulerian graph with an admissible forbidden system P in which each forbidden part has cardinality at most 2. If G does not contain K 5 as a minor, then (G, P) has a compatible circuit decomposition.
Proof. Suppose, to the contrary, that the theorem is false. Let (G, P) be a counterexample with |E(G)| as small as possible among all the minimal contra-pairs. By Lemma 2.10, d(v) 4 for all v # V(G) 
It is easy to see that H i has no K 5 -minor and P i is admissible since H i is 2-connected (by Lemma 2.3). Thus, (H i , P i ) has a CCD F H i . Appropriate combination of elements of F H 1 and F H 2 containing edges of G T yields a CCD of (G, P). This contradicts that (G, P) is a contra-pair.
(III) Let x 1 # T be a balanced separator. Let F x 1 be a CCD of (G, P x 1 ) where P x 1 is obtained from P by discharging at x 1 with |F x 1 | as large as possible. By Lemma 2.10, F x 1 =[C 1 , ..., C k ] is a circuit chain closed at x 1 . By Lemma 2.12, k 3 and therefore V(
Here, we also proved that |T| =3 and hence, G is 3-connected.
(IV) We claim that both x 2 and x 3 are even separators of G and k=3.
which is the connected subgraph of G induced by edges contained in k&1 i=2 C i . The degree two vertices x 2 and x 3 of G* become a 2-vertex cut of the graph G* separating
Thus, x 2 and x 3 cannot be both odd separators of G for otherwise, either G* is disconnected (when
and k 3. C 2 must cross both x 2 and x 3 . Therefore, C k&1 =C 2 . That is, k=3.
(V) Now we claim that T has precisely two balanced separators. Recall Lemma 2.11, let R 1 and R 2 be the components of SP(G, P). Note that R 1 and R 2 are cycles in G. If every vertex of T is balanced, then each cycle R 1 , R 2 of G must cross every vertex of T. Note that |T| =3. This contradicts that R 1 and R 2 are cycles of G. So, we assume that x 1 and x 3 are balanced and x 2 is even but not balanced.
(VI) Now, let us recall all that we have (Fig. 1) . G is 3-connected (by (III)), T=[x 1 , x 2 , x 3 ] is a vertex cut of G separating G into two parts G 1 and G 2 where x 1 and x 3 are balanced, x 2 is even and unbalanced (by (IV) and (V)),
In the following final step of the proof, let H be the subgraph induced by E(C 2 ) _ E(C 3 ), we will show that the split SP(H, P | H) is not connected which leads a contradiction to Lemma 2.13 and completes the proof of the theorem.
Let L 12 =C 1 & G 2 which is a path joining x 1 and x 2 , L 23 =C 2 & G 2 which is a path joining x 2 and x 3 , and L 13 =C 3 & G 2 which is a path joining x 1 and x 3 . For each h # [1, 2, 3] and i=h, h&1 (mod (3)), let e hi be the edge of C h incident with x i and contained in G 1 . Let J 1 be the graph 
where Replacing each f ij with L ij , for each 1 i< j 3, in each circuit of F J 1 yields a cycle decomposition F of (G, P). In the first two cases, this decomposition is compatible since
In the third case, let C be the circuit of F J 1 containing both f 13 and f 23 .
Note
By a symmetric argument (with G 1 and G 2 exchanging the roles), there is a non-trivial vertex z # V(
and is unbalanced. It follows that [ y, z] is a vertex cut of G " E(C 1 ), which is induced by E(C 2 ) _ E(C 3 ). But, SP(G "E(C 1 ), P|(G" E(C 1 ))) is disconnected since both y, z are non-trivial and unbalanced. This contradicts Lemma 2.13, and completes the proof of the theorem. K
ANTI-CHAIN AND ADMISSIBILITY
Let G be an eulerian graph and P be a forbidden system of G. Let v* # V(G) and P* # P(v*) with |P*| 2 and e* # P*. Let
Assume that (G, P$) has a compatible cycle decomposition F and one circuit C* of F contains two edges of P*, one of which is e*. A cycle C # F is bad if |E(C) & P*| =1, and is good otherwise. A compatible cycle decomposition F of (G, P$) is special if each bad cycle of F is a circuit, and each good cycle is connected. The cycle of F containing the edge e* is denoted by C*.
Following the argument used by Seymour [8] , we are to study the relation between the admissibility of (G, P) and a special compatible cycle decomposition F of (G, P$). Construct an auxiliary digraph F is a directed path Q=x 0 } } } x k such that x 0 =x k =v* and the arc x k&1 x k is induced by C* and x 0 x 1 is induced by a good cycle of F other than C*. The length of an admissible dipath Q is the number of arcs contained in Q.
The following lemma is adapted from [8] which was originally for faithful cycle cover problem. Proof. (o ) In order to prove that (G, P) is admissible, we only need to check those edge-cuts T that intersect with the forbidden part P* since (G, P$) has a compatible cycle decomposition F. Assume that (G, P) is not admissible. That is, the graph G has an edge-cut T $ that
Let F$ be the subset of F such that each C # F$ contains some edges of T $. Note that for each C # F$"[C*], Since (G, P) is admissible, we have that
Therefore, there is a good cycle of F that contains at least two edges of E(v*)" P* because |C* & P*| =2 and |C & P*| =1 for every bad circuit
Let F" be the subset of F such that each C # F" induces some arc of G (for i=1, ..., k) . The sequence S Q is called an anti-chain of (G, P$) closed at v* and induced by Q.
FORBIDDEN SYSTEM REDUCTION
Let (G, P) be a minimal contra-pair. By the minimality of (G, P), G is 2-connected. Since (G, P) is a contra-pair, it contains non-trivial forbidden parts. Let r=min[ |P| : P # P and |P| 2] and let P* be a forbidden part incident with a vertex v* such that |P*| =r. Let e # P*. Set P$=[e*] and P"=P*"[e*]. Define P$=(P"[P*]) _ [P$, P"]. Clearly, (G, P$) is admissible and (G, P$) O (G, P). Since (G, P) is minimal, it follows that (G, P$) has a CCD. It is obvious that each special compatible cycle decomposition of (G, P$) has r&2 bad circuits.
By Lemma 5.1, for each special compatible cycle decomposition F of (G, P$), there is an admissible dipath Q=x 0 } } } x k closed at v* in G We present a few lemmas to describe the structure of the minimal contra-pair (G, P) before the final proof of Theorem 6.5. In the following Lemmas 6.1, 6.2, 6.3, and 6.4, the ordered pairs (G, P) and (G, P$) are those defined above.
Lemma 6.1. For each special compatible cycle decomposition F of (G, P$) and each admissible dipath Q of G d F closed at v, every element of F must appear at least once in the anti-chain S Q which is induced by Q.
Proof. Assume that an element C # F does not appear in S Q . Let H=G " E(C). Since Q remains as an admissible dipath in
is a compatible cycle decomposition of (G, P). This contradicts that (G, P) is a contra-pair and proves the lemma. K
v*, and let S Q =C 1 } } } C k be the anti-chain induced by Q. Then, (1) each vertex is contained in at most two good cycles of F;
(2) for each pair of good cycles C i and C j ,
and hence C + appears precisely once in the anti-chain S Q .
Proof. Assume that C i and C j are two good cycles with j>i+1 and
This contradicts our choice of Q and proves (1) and (2) .
Assume that
Without loss of generality, let :>+. Then Q**=x 0 } } } x +&1 x : } } } x k is an admissible dipath of G Proof. Let F be a CCD of (G, P$) (note that each element of F is a circuit in this proof). By Lemma 6.2 (1), each vertex of G is contained in at most two good circuits. Since F has precisely r&2 bad circuits, each vertex is contained in at most r circuits. Therefore, d(v) 2r.
Since d(v) 2r and (G, P) is admissible, |P| r for each P # P. By the choice of P*, we have that |P| =r for each non-trivial forbidden part P # P. K As an immediate corollary of Lemma 6.3 and Lemma 6.2 (1), we have the following lemma.
Lemma 6.4. For each special compatible cycle decomposition F of (G, P$),
(1) each non-trivial forbidden part P intersects all (r&2) bad circuits and precisely two good cycles of F, (2) and d C (v)=2 for every non-trivial vertex v and every element C of F containing v.
In the proof of Theorem 6.5, we need one more lemma (Lemma 6.6) which is very technical and deals with the local structure of a minimal contra-pair. Due to its complicated description, we suggest that readers read the lemma when it is needed in the proof of Theorem 6.5 so that they may have a clear view and a better understanding of the lemma.
Theorem 6.5. If (G, P) is a minimal contra-pair, then every forbidden part has cardinality at most 2 and every vertex has degree at most 4.
Proof. We continue the discussion at the beginning of this section. Among all special compatible cycle decompositions F of (G, P$) and among all admissible dipaths Q of G d F , we choose a special compatible cycle decomposition F 0 of (G, P$) and an admissible dipath
If r=2, the theorem follows from Lemma 2.10 (1). We assume that r 3. Thus, F 0 has some bad circuit.
Let C a =v 0 } } } v s be the bad circuit of F 0 with the subscript a as small as possible where v 0 =v s =v* and
Since C 1 is a good cycle, a 2. Note that the arc x a&1 x a of Q 0 is induced by the bad circuit C a . Let
and v n =x a , where 0<m<n<s. For the sake of convenience, we choose m=
And denote the restriction of P on G a by P a . In the proof, we are to study the structure of (G a , P a ) and then we will find another compatible cycle decomposition F a of (G a , P a ) such that an admissible dipath in G Since
(II) Note that a bad circuit may appear in the anti-chain S Q 0 more than once. We claim that for each arc x b&1 x b of Q 0 induced by the bad circuit C a =C b with b>a, x b&1 and x b are contained in the segment v 1 } } } v m&1 of C a .
Since x b&1 x b is an arc in the transitive tournament T C a , let x b&1 =v p and x b =v q with p<q. Assume that v q =x b is contained in the segment
shorter than Q 0 . This contradicts the choice of Q 0 and proves our claim. For any compatible circuit decomposition F a of (G a , P a ), let D 1 # F a be the circuit containing the edge v 0 v 1 ( # P* & E(G a )). By I., the segment v 0 } } } v m of C a remains as a segment in D 1 . Thus, (C) for any special cycle decomposition F a of (G a , P a ), the segments x 0 } } } x a&2 and x a } } } x k of Q 0 remain as dipaths in G
(III) We claim that (G a , P a ) must contain some non-trivial vertex.
If a 3, we first show that there must be some non-trivial vertex of (G, P) contained in V(C a&1 ) & V(C a&2 ). Suppose not, then C a&1 _ C a&2 is a connected good cycle and we can replace C a&1 , C a&2 in F 0 with C a&1 _ C a . Thus, in the resulting digraph G
, we have a shorter admissible dipath x 0 } } } x a&3 x a&1 } } } x k . This contradicts the choice of F 0 and Q 0 . Since every non-trivial forbidden part of (G, P) must intersect with every bad circuit of F 0 (by Lemma 6.4 (1)), a non-trivial vertex of (G, P) contained in V(C a&2 ) & V(C a&1 ) is also contained in V(C a ) and is therefore a nontrivial vertex of (G a , P a ).
Assume that a=2 and all vertices of G a are trivial with respect to P a . Let P 1 be a path contained in the connected cycle C 1 (=C a&1 ) joining v*=v 0 and v m , and P 2 be the segment
..] is a special compatible cycle decomposition of (G, P$). Note that, by (C),
. Since v*v n =x 0 x 2 is an arc in the complete digraph T D 1 , we obtain an admissible dipath
, which is shorter than Q 0 . This is a contradiction.
(IV) We claim that for each non-trivial vertex u of (G a , P a ),
(ii) u # V(C a&2 ) and a 3;
Part (i) follows from Lemma 6.4 (2) . Part (ii) follows from Lemma 6.4 (1) and Lemma 6.2 (2) . For the proof of (iii), since d G a (v n )=2, u{v n =x a . Note that v 0 =v s =v* is trivial in (G a , P a ) since the only non-trivial forbidden part P* incident with v 0 =v s =v* contains only one edge
Note that x a&3 u and uv n are arcs in T C a&2 and T C a , respectively.
and is shorter than Q 0 . This contradicts the choice of Q 0 .
(V) By (III) and (IV)(ii), (G a , P a ) must have some non-trivial vertex and a 3. Thus, d G a (v 0 )=2.
(VI) By Lemma 6.6, (G a , P a ) has a special compatible cycle decomposition
Case 1 (h). v n =x a and some non-trivial vertex v l of (G a , P a ) are both contained in some cycle C$ i with i 2.
Case 2 (hh). Some non-trivial vertex z of (G a , P a ) is not contained in C$ 1 .
_ F a which is a special compatible cycle decomposition of (G, P$) and C$ 1 is the new bad circuit replacing C a and all other elements of F a are good cycles. By (C), the segments x a } } } x k and
In Case 2, the bad circuit C$ 1 does not contain a non-trivial vertex z of (G, P), this contradicts Lemma 6.4 (1). The proof is completed. K
A Technical Lemma
Lemma 6.6. Let G a be an eulerian graph and P a be a forbidden system of G a . Let [C a , C a&1 ] be a compatible cycle decomposition of (G a , P a ) such that Unlike Theorem 6.5, Lemma 6.6 is not a minor-closed result. Hence, by taking the advantage of this, we apply the vertex splitting method in the proof.
For the sake of convenience in the proof, we use the notation Proof of Lemma 6.6. Let (G a , P a ) be a counterexample to the lemma with v # V 4 d(v) as small as possible.
(I) The structure of (G a , P a ).
Let v # V 2 "[v 0 , v n ] with E(v)=[e, e$]. Every circuit of G a containing one of [e, e$] must contain both of e, e$. Thus, we always can replace e and e$ with a single edge and delete the vertex v. Therefore, we assume that
We claim that
We construct a new graph G$ from G a by splitting two edges of C a&1 away from the vertex v and preserving C a&1 as a connected circle. For the same forbidden system P a on G$, by our choice of (G a , P a ), we have a compatible cycle decomposition of (G$, P a ) satisfying the lemma. Thus, by identifying the pair of split vertices to v, we obtain a compatible cycle decomposition of (G a , P a ) satisfying the lemma. This contradicts that (G a , P a ) is a counterexample and proves our claim.
So, m=1, n=2,
(that is, v 1 is the only degree four, trivial vertex of (G a , P a )),
(that is, the maximum degree of G a is 4 since each non-trivial vertex is of degree 4), and C a&1 is also a circuit since V 4 & V t =[v 1 ] which is contained in both C a and C a&1 (Fig. 2) . The circuit C a&1 is of length at least two since V(C a&1 )=V 4 and |V 4 | 2. Furthermore, G a has no loop since both C a and C a&1 are circuits. . Thus, the conclusion (h) of the lemma holds. This contradicts that (G a , P a ) is a counterexample.
(III) We claim that a circuit of SP(G a , P a ) containing one of [v 0 , v 2 ] must contain both of them. Assume that R is a circuit of SP(G a , P a ) containing v 2 but not v 0 . Then, by Lemma 2.5, [C a q R, C a&1 q R] is a compatible cycle decomposition of (G a , P a ). It is easy to see that C a&1 q R contains v 2 but not v 0 . Let D be the union of circuit decompositions of C a q R, C a&1 q R. Then D has an element containing v 2 but not v 0 . This contradicts (II) and proves our claim.
(IV) The structure of the split SP(G a , P a ) of (G a , P a ). Note that all vertices of SP(G a , P a ) are of degree two except for v 1 which is of degree four. The component of SP(G a , P a ) containing the vertex v 1 is the union of two circuits, say R$ and R", that R$ & R"=[v 1 ]. By (III), without loss of generality, let the circuit R$ contain the vertices v 0 and v 2 (therefore, contain the segment v s&1 v 0 v 1 v 2 v 3 of C a ).
(V) By Lemma 2.5, [C a q R$, C a&1 q R$] is a compatible cycle decomposition of (G a , P a ). Let D$=[D 1 , ..., D t ] be the union of circuit decompositions of C a q R$ and C a&1 q R$. Since C a&1 q R$ contains all
